


FIG. 5



WHEN ECC ENABLED: TEST INPUT IS VCC  $\rightarrow$  OUTPUT OF NAND1 DEPENDS ON ECC CELL DATA

WHEN ECC DISABLED: TEST INPUT IS GND → OUTPUT OF NAND1 IS ALWAYS HIGH

PRIOR ART